

1500V N-Channel MOSFET


General Description

This Power MOSFET is produced using advanced planar stripe DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction based on half bridge topology.

Features

3A, 1500V, RDs(on)typ. = $5\Omega@VGS = 10 V ID=1.5A$ Low gate charge (typical27.5nC) Low gate charge (typical2.4pf) Fast switching 100% avalanche tested





Symbol	Parameter			JFFM3N150C	Units
VDSS	Drain – Source Voltag	ge		1500	V
lo	Drain Current	Continuous (Tc = 25 $^{\circ}$ C)		3*	А
	Drain Current	Continuous (Tc = 100 °C)		1.8	А
lом	Drain Current - Pul	lsed (Note 1)		12	А
V _{GSS}	Gate – Source Voltage		±30	V	
EAS	Single Pulsed Avalance	Avalanche Energy (Note 2)		225	mJ
dv/dt	Peak Diode Recovery	dv/dt	(Note 3)	5.0	V/ns
5	Power Dissipation ($T_c = 25 \ ^{\circ}C$)		30	W	
PD	P _D -Derate above 25 °C		0.24	w/°C	
Тј , Тstg	Operating and Storage Temperature Range		-55 to +150	°C	
Ŧ	Maximum lead temperature for soldering purposes		200	°C	
Τι	1/8" frome case for 5 seconds		300		

Absolute Maximum Ratings Tc = 25 °C unless otherwise noted

*Drain current limited by maximum junction temperature.

Thermal characteristics

Symbol	Parameter	JFFM3N150C	Units
Rθιc	Thermal Resistance, Junction-to-Case	4.17	°C ∕w
Reis	Thermal Resistance, Case-to-Sink Typ.		°C/W
Reja	Thermal Resistance, Junction-to-Ambient	62.5	°C/W



Electrical Characteristics $T_c = 25$ °C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Charact	eristics	-				
BV _{DSS}	Drain – Source Breakdown Voltage	V _{GS} = 0 V, I _D = 250 uA	1500			V
⊿ BVdss/ ⊿Ti	Breakdown Voltage Temperature Coefficient	I _D = 250 uA, Referenced to $25^{\circ}C$		1.3		v/℃
IDSS	Zero Gate Voltage Drain Current	V _{DS} = 1500 V, V _{GS} = 0 V			1	uA
		V _{DS} = 1200 V, Tc = 125 ℃			100	uA
GSSF	Gate-Body Leakage Current, Forward	V _{GS} = 30 V, V _{GS} = 0 V			100	nA
Igssr	Gate-Body Leakage Current, Reverse	$V_{GS} = -30 V, V_{GS} = 0 V$			-100	nA
On Charact	eristics		•			
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250 uA	3		5	V
RDS(on)	Static Drain-Source on-Resistance	V _{GS} = 10 V, I _D = 1.5A		5	8	Ω
g FS	Forward Transconductance	V _{DS} = 40 V, I _D = 1.5A (Note 4)		4.5		S
Dynamic Ch	naracteristics		•			
Ciss	Input Capacitance			1938		рF
Coss	Output Capacitance	V _{DS} = 25 V, V _{GS} = 0 V, f = 1.0 MHz		104		pF
Crss	Reverse Transfer Capacitance	1.0 MHz		2.4		рF
Rg	Gate resistance	F= 1.0 MHz		3.5		Ω
Switching C	haracteristics					
td(on)	Turn-On Delay Time			34		ns
tr	Turn-On Rise Time	V _{DS} = 750 V, I _D = 3.0 A , R _G =		17		ns
td(off)	Turn-Off Delay Time	10Ω , V _{GS} = 10 V (Note 4,5)		56		ns
tr	Turn-Off Fall Time			27		ns
Qg	Total Gate Charge			27.5		nC
Qgs	Gate-Source Charge	$V_{DS} = 750 V$, $I_D = 3.0 A V_{GS} =$		9		nC
\mathbf{Q}_{gd}	Gate-Drain Charge 10 V (Note 4,5)			14		nC
Drain – Sou	rce Diode Characteristics and Maximum Rati	ings				
ls	Maximum Continuous Drain-Source Diode Forward Current				3	А
lsм	Maximum Pulsed Drain-Source Diode Forward Current				12	А
Vsd	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, Is = 3.0 A			1.55	V
trr	Reverse Recovery Time	V _{GS} = 0 V, Is = 3.0 A		750		ns
Qrr	Reverse Recovery Charge dl _F /dt = 100 A/us (Note 4)			6.2		uC


Notes:

1. Repetitive Rating : Pulsed width limited by maximum junction temperature 2. L = 10.5mH , IAS = 3A, VDD = 50V, RG = 25Ω , Starting TJ = $25^{\circ}C$ 3. ISD \leq 3.0A, di/dt \leq 200A/us, VDD \leq BVDSS, Starting TJ = $25^{\circ}C$ 4. Pulsed Test : Pulsed width \leq 300us, Duty cycle $\leq 2\%$

5. Essentially independent of operating temperature





Typical Characteristics





Typical Characteristics





www.jiaensemi.com



Typical Characteristics






Figure 10. Transient Thermal Response Curve for JFFM3N150C




Test Circuit & Waveform








Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching Test Circuit & Waveforms




Test Circuit & Waveform



Peak Diode Recovery dv/dt Test Circuit & Waveforms



Package



COMMON	DIMENSI	ONC
COMMON	DIMENSI	UND

SYMBOL	MM			
SIMBOL	MIN	NOM	MAX	
E	10.00	10, 16	10.32	
E1	9.94	10.04	10.14	
E2	9.36	9.46	9.56	
Λ	4.50	4.70	4.90	
A1	2.34	2.54	2.74	
A2	0.43	-	0.48	
A4	2.66	2.76	2.86	
Δ5		1. 00REF		
С	0.45	0.50	0.60	
D	15.67	15.87	16.07	
Q		9. 40REF		
H1	6. 70REF			
e	2, 54BSC			
ΦP	3. 18REF			
L	12.78	12,98	13, 18	
Ll	2.83	2.93	3.03	
L2	7.70	7.80	7.90	
ΦΡ1	1.40	1.50	1.60	
Φ Ρ2	0.95	1.00	1.05	
$\Phi P3$		3. 45REF		
01	3.	5°	7°	
0.2	-	45°	-	
DEP	0.05	0.10	0.15	
F1	1.00	1.50	2.00	
F2	13.80	13.90	14.00	
F3	3.20	3.30	3.40	
F4	5.30	5.40	5.50	
G	7.80	8.00	8.20	
G1	6.90	7.00	7.10	
G3	1.25	1.35	1.45	
b1	1.23	1.28	1.38	
b2	0.75	0.80	0.90	
K1	0.65	0.70	0.75	
R		0. 50REF		



Disclaimers

JIAEN Semiconductor Co., Ltd reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to JIAEN's terms and conditions supplied at the time of order acknowledgement.

JIAEN Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing, reliability and quality control are used to the extent JIAEN deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

JIAEN Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using JIAEN's components. To minimize risk, customers must provide adequate design and operating safeguards.

JIAEN Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its parent rights, nor the rights of others. Reproduction of information in JIAEN's datasheets or data books sis permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. JIAEN Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of JIAEN's products with statements different from or beyond the parameters stated by JIAEN Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated JIAEN's product or service and is unfair and deceptive business practice. JIAEN Semiconductor Co., Ltd is not responsible or liable for any such statements.