

600V N-Channel MOSFET


General Description

This Power MOSFET is produced using advanced planar stripe DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction based on half bridge topology.



20A, 600V, RDS(on)typ. = $0.35\Omega@VGS = 10 \text{ V}$ Low gate charge (50nC) High ruggedness Fast switching Improved dv/dt capability





Absolute Maximum Ratings Tc = 25 °C unless otherwise noted

Symbol	Parameter		JFPC20N60C	Units	
VDSS	Drain – Source Voltag	ge		600	V
	Drain Current	Continuous (Tc = 25 °C)		20*	А
lσ		Continuous (Tc = 100 °C)		12.5*	А
Ідм	Drain Current - Puls	sed	(Note 1)	60	А
VGSS	Gate – Source Voltage	e		±30	V
EAS	Single Pulsed Avalance	he Energy	(Note 2)	1200	mJ
lar	Avalanche Current		(Note 1)	20	А
Ear	Repetitive Avalanche	Energy	(Note 1)	40	mJ
dv/dt	Peak Diode Recovery	dv/dt	(Note 3)	5	V/ns
D	Power Dissipation (T	c = 25 °C)		119	W
P□		-Derate above 25 °C		0.95	w/°C
Тл,Тѕтб	Operating and Storage Temperature Range		-55 to +150	°C	
T	Maximum lead temperature for soldering purposes		200	°C	
IL	TL 1/8" frome case for 5 seconds			300	'

^{*}Drain current limited by maximum junction temperature.





Thermal characteristics

Symbol	Parameter	JFPC20N60C	Units
Rөлс	Thermal Resistance, Junction-to-Case	1.05	°C/W
Rөла	Thermal Resistance, Junction-to-Ambient	62.5	°C/W

Electrical Characteristics $T_C = 25 \, ^{\circ}\!\!\! \text{C}$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Charact	eristics					
BV _{DSS}	Drain – Source Breakdown Voltage	V _G S = 0 V, I _D = 250 uA	600			V
⊿BV _{DSS} /	Breakdown Voltage Temperature	I _D = 250 uA, Referenced to		0.5		v/°C
∠Tı	Coefficient	25°C				
IDSS	Zero Gate Voltage Drain Current	V _{DS} = 600 V, V _{GS} = 0 V			1	uA
_		V _{DS} = 480 V, Tc = 125 °C			10	uA
Igssf	Gate-Body Leakage Current, Forward	V _{GS} = 30 V, V _{GS} = 0 V			100	nA
Igssr	Gate-Body Leakage Current, Reverse	V _{GS} = -30 V, V _{GS} = 0 V			-100	nA
On Characte	eristics					•
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_{D} = 250 \text{ uA}$	2.0		4	V
R _{DS(on)}	Static Drain-Source on-Resistance	V _{GS} = 10 V, I _D = 10A		0.35	0.45	Ω
g FS	Forward Transconductance	V _{DS} = 40 V, I _D = 20 A (Note 4)		18		S
Dynamic Ch	aracteristics	•				
Ciss	Input Capacitance	25.4.4. Q.4. f		2310		pF
Coss	Output Capacitance	V _{DS} = 25 V, V _{GS} = 0 V, f =		1270		pF
Crss	Reverse Transfer Capacitance	1.0 MHz		85		pF
Switching C	haracteristics	•			•	
t _{d(on)}	Turn-On Delay Time			60		ns
t r	Turn-On Rise Time	V _{DS} = 300 V, I _D = 20.0 A , R _G		130		ns
td(off)	Turn-Off Delay Time	$= 25\Omega$, V _{GS} = 10 V (Note		220		ns
tf	Turn-Off Fall Time	4,5)		70		ns
Qg	Total Gate Charge	.,		50		nC
Qgs	Gate-Source Charge	V _{DS} = 480 V, I _D = 20.0 A V _{GS} =		15		nC
Qgd	Gate-Drain Charge	10 V (Note 4,5)		23		nC
Drain – Sou	rce Diode Characteristics and Maximum Ra	tings		•	•	
ls	Maximum Continuous Drain-Source Diode				20	Α
lsм	Maximum Pulsed Drain-Source Diode Forw	vard Current			80	Α
V _{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = 20.0 A			1.4	V
trr	Reverse Recovery Time	V _{GS} = 0 V, I _S = 20.0 A		460		ns
Qrr	Reverse Recovery Charge	dl _F /dt = 100 A/us (Note 4)		6.1		uC

Notes

- 1. Repetitive Rating : Pulsed width limited by maximum junction temperature
- 2. L = 5.5mH , Ias = 20A, Vdd = 50V,Rg = 25 Ω , Starting TJ = 25 $^{\circ}\mathrm{C}$
- 3. IsD \leq 20.0A, di/dt \leq 200A/us, VDD \leq BVDSS, Starting TJ = 25°C
- 4. Pulsed Test : Pulsed width ≤300us, Duty cycle ≤ 2%
- 5. Essentially independent of operating temperature



Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics



Typical Characteristics




Figure 7. Breakdown Voltage Variation vs Temperature




Figure 8. On-Resistance Variation vs Temperature




Figure 9-2. Maximum Safe Operating Area for JFPC20N60C




Figure 10. Maximum Drain Current vs Case Temperature






Figure 11. Transient Thermal Response Curve for JFPC20N60C




Test Circuit & Waveform



Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching Test Circuit & Waveforms



Test Circuit & Waveform




Peak Diode Recovery dv/dt Test Circuit & Waveforms


total 8 pages




Mechanical Diamensions



SYMBOL	MIN	NOM	MAX	
Α	4.37	4.57	4.7	
A1	1.25	1.3	1.4	
A2	2.2	2.4	2.6	
b	0.7	0.8	0.95	
b2	1.17	1.27	1.47	
С	0.45	0.5	0.6	
D	15.1	15.6	16.1	
D1	8.8	9.1	9.4	
D2	5.5	15	-	
Е	9.7	10	10.3	
E3	7	(0)	70	
е	2.54 BSC			
e1	5.08 BSC			
H1	6.25	6.5	6.85	
L	12.75	13.5	13.8	
L1		3.1	3.4	
ФР	3.4	3.6	3.8	
Q	2.6	2.8	3	







Disclaimers

JIAEN Semiconductor Co., Ltd reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to JIAEN's terms and conditions supplied at the time of order acknowledgement.

JIAEN Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing, reliability and quality control are used to the extent JIAEN deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

JIAEN Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using JIAEN's components. To minimize risk, customers must provide adequate design and operating safeguards.

JIAEN Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its parent rights, nor the rights of others. Reproduction of information in JIAEN's datasheets or data books sis permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. JIAEN Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of JIAEN's products with statements different from or beyond the parameters stated by JIAEN Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated JIAEN's product or service and is unfair and deceptive business practice. JIAEN Semiconductor Co., Ltd is not responsible or liable for any such statements.