

650V N-Channel MOSFET

General Description


This Power MOSFET is produced using advanced planar stripe DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor



13A, 650V, RDs(on)typ. = 0.6Ω@VGS = 10 V Low gate charge (40.5nC) High ruggedness Fast switching Improved dv/dt capability

correction based on half bridge topology.





Absolute Maximum Ratings Tc = 25 °C unless otherwise noted

| Symbol | Parameter | | JFFC13N65C | Units | |
|------------------|---|----------------------------|-------------|-------------|------|
| VDSS | Drain – Source Voltag | e | | 650 | V |
| ld | Drain Current | Continuous (T | ¯c = 25 ℃) | 13* | А |
| | | Continuous (Tc = 100 °C) | | 8* | А |
| lом | Drain Current - Puls | ed (Note 1) | | 52 | А |
| V _{GSS} | Gate – Source Voltage | | | ±30 | V |
| EAS | Single Pulsed Avalanche Energy (Note 2) | | 274 | mJ | |
| AR | Avalanche Current | | (Note 1) | 13 | А |
| Ear | Repetitive Avalanche | Energy | (Note 1) | 26 | mJ |
| dv/dt | Peak Diode Recovery | dv/dt | (Note 3) | 5.0 | V/ns |
| | Power Dissipation ($T_c = 25 \degree$ C) | | | 42 | W |
| PD | -Derate above 25 ℃ | | | 0.34 | w/°C |
| Т,,Тsтg | Operating and Storage Temperature Range | | | -55 to +150 | °C |
| Τι | Maximum lead temperature for soldering purposes | | | 200 | |
| | 1/8" frome case for 5 seconds | | | 300 | °C |

*Drain current limited by maximum junction temperature.



Thermal characteristics

| Symbol | Parameter | JFFC13N65C | Units |
|--------|---|------------|-------|
| Rejc | Thermal Resistance, Junction-to-Case | 2.98 | °C/W |
| Reis | Thermal Resistance, Case-to-Sink Typ. | | °C/W |
| Rθja | Thermal Resistance, Junction-to-Ambient | 62.5 | °C/W |

Electrical Characteristics Tc = 25 °C unless otherwise noted


| Symbol | Parameter | Test Conditions | Min | Тур | Max | Units |
|-----------------------|--|--|-----|------|------|-------------|
| Off Charact | eristics | | | | | |
| BV _{DSS} | Drain – Source Breakdown Voltage | V _{GS} = 0 V, I _D = 250 uA | 650 | | | V |
| ⊿ BV _{DSS} / | Breakdown Voltage Temperature | I _D = 250 uA, Referenced to | | 0.65 | | v/ ℃ |
| LT | Coefficient | 25 ℃ | | | | |
| l | Zara Cata Valtaga Drain Current | V _{DS} = 650 V, V _{GS} = 0 V | | | 1 | uA |
| DSS | Zero Gate Voltage Drain Current | V_{DS} = 520 V, Tc = 125 $^\circ C$ | | | 10 | uA |
| GSSF | Gate-Body Leakage Current, Forward | V _{GS} = 30 V, V _{GS} = 0 V | | | 100 | nA |
| GSSR | Gate-Body Leakage Current, Reverse | V _{GS} = -30 V, V _{GS} = 0 V | | | -100 | nA |
| On Charact | eristics | | | | | |
| VGS(th) | Gate Threshold Voltage V _{DS} = V _{GS} , I _D = 250 uA | | 2.0 | | 4.0 | V |
| RDS(on) | Static Drain-Source on-Resistance | V _{GS} = 10 V, I _D = 6.5A | | 0.6 | 0.75 | Ω |
| g FS | Forward Transconductance | V _{DS} = 40 V, I _D = 13 A (Note 4) | | 11.5 | | S |
| Dynamic Ch | aracteristics | • | • | • | • | |
| Ciss | Input Capacitance | | | 2020 | | pF |
| Coss | Output Capacitance | $V_{DS} = 25 V, V_{GS} = 0 V, f = 1.0 NM J_{-}$ | | 165 | | рF |
| Crss | Reverse Transfer Capacitance | — 1.0 MHz | | 10 | | pF |
| Switching C | haracteristics | | | | | |
| td(on) | Turn-On Delay Time | | | 34 | | ns |
| tr | Turn-On Rise Time | $V_{DS} = 325 V, I_D = 13.0 A, R_G$ | | 25 | | ns |
| td(off) | Turn-Off Delay Time | — = 25Ω , V _{GS} = 10 V (Note — 4,5) | | 65 | | ns |
| tr | Turn-Off Fall Time | 4,5) | | 42 | | ns |
| Qg | Total Gate Charge | $V_{\rm ex} = 520 V_{\rm e} h = 12.0 \text{ A} V_{\rm ex} = 12.0 \text{ A} V_{e$ | | 40.5 | | nC |
| Qgs | Gate-Source Charge | VDS = 520 V, ID = 13.0 A VGS = 10 V (Note 4,5) | | 10 | | nC |
| Q_{gd} | Gate-Drain Charge | 10 V (Note 4,5) | | 14.5 | | nC |
| Drain – Sou | rce Diode Characteristics and Maximum Ra | tings | | | | |
| ls | Maximum Continuous Drain-Source Diode Forward Current | | | | 13 | А |
| lsм | Maximum Pulsed Drain-Source Diode Forward Current | | | | 52 | А |
| Vsd | Drain-Source Diode Forward Voltage | V _{GS} = 0 V, I _s = 13.0 A | | | 1.4 | V |
| trr | Reverse Recovery Time | V _{GS} = 0 V, I _s = 13.0 A | | 510 | | ns |
| Qrr | Reverse Recovery Charge | dlF/dt = 100 A/us (Note 4) | | 4.6 | | uC |

Notes:

- 1. Repetitive Rating : Pulsed width limited by maximum junction temperature
- 2. L = 3.0mH , I_{AS} = 13A, V_{DD} = 50V, R_G = 25\Omega, Starting T_J = 25\,^\circ\!\!\mathrm{C}
- Iso ≤ 13.0A, di/dt ≤ 200A/us, Vob ≤ BVoss, Starting TJ = 25°C
 Pulsed Test : Pulsed width ≤300us, Duty cycle ≤ 2%
- 5. Essentially independent of operating temperature



Typical Characteristics







125

150

150

Typical Characteristics






for JFFC13N65C

0 25 50 75 100 125 T_J, Case Temperature (°C) Figure 10. Maximum Drain Current vs Case Temperature




JFFC13N65C

Typical Characteristics







Test Circuit & Waveform








Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching Test Circuit & Waveforms




Test Circuit & Waveform



Peak Diode Recovery dv/dt Test Circuit & Waveforms







Disclaimers

JIAEN Semiconductor Co., Ltd reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to JIAEN's terms and conditions supplied at the time of order acknowledgement.

JIAEN Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing, reliability and quality control are used to the extent JIAEN deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

JIAEN Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using JIAEN's components. To minimize risk, customers must provide adequate design and operating safeguards.

JIAEN Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its parent rights, nor the rights of others. Reproduction of information in JIAEN's datasheets or data books sis permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. JIAEN Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of JIAEN's products with statements different from or beyond the parameters stated by JIAEN Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated JIAEN's product or service and is unfair and deceptive business practice. JIAEN Semiconductor Co., Ltd is not responsible or liable for any such statements.